## **ACADEMIC SESSION: 2024-25**

Discipline:	Semester:	Name of the Teaching Faculty : Tilu Behera
_ jetrical ,	5 <sup>th</sup>	
Engineering		04 07 70244 00 41 2024
Subject : Digital	No. of days /	Semester From date: 01-07-2024 to 08-11-2024
Electronics &	week class	Nos. of Weeks per semester: 15
Microprocessor	allotted: 5	
Week	Class Day	Theory/ Practical Topics
	1 <sup>st</sup>	Binary, Octal, Hexadecimal number systems
	2 <sup>nd</sup>	Compare Binary, Octal, Hexadecimal number systems with Decimal system
1 <sup>st</sup>	3 <sup>rd</sup>	Binary addition, subtraction
	4 <sup>th</sup>	Binary Multiplication and Division.
	5 <sup>th</sup>	1's complement and 2's complement numbers for a binary number
	1 <sup>st</sup>	Subtraction of binary numbers in 2's complement method.
2 <sup>ND</sup>	2 <sup>nd</sup>	Use of weighted and Un-weighted codes
	3 <sup>rd</sup>	write Binary equivalent number for a number in 8421, Excess-3 and Gray
	l v	Code and vice-versa.
	4 <sup>th</sup>	Importance of parity Bit.
	5 <sup>th</sup>	Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.
O. Law	1 <sup>st</sup>	Realize AND, OR, NOT operations using NAND, NOR gates.
• , -	2 <sup>nd</sup>	Different postulates and De-Morgan's theorems in Boolean algebra.
3 <sup>RD</sup>	3 <sup>rd</sup>	Use Of Boolean Algebra For Simplification Of Logic Expression
	4 <sup>th</sup>	Karnaugh Map For 2,3,4 Variable
	5 <sup>th</sup>	Simplification Of SOP And POS Logic Expression Using K-Map
	1 <sup>st</sup>	Give the concept of combinational logic circuits
	2 <sup>nd</sup>	Half adder circuit and verify its functionality using truth table.
	3 <sup>rd</sup>	Realize a Half-adder using NAND gates only and NOR gates only.
4 <sup>TH</sup>	4 <sup>th</sup>	Full adder circuit and explain its operation with truth table.
	5 <sup>th</sup>	Realize full-adder using two Half-adders and an OR – gate and write truth
	3	table
5 <sup>TH</sup>	1 <sup>st</sup>	Full subtractor circuit and explain its operation with truth table.
	2 <sup>nd</sup>	Operation of 4 X 1 Multiplexers
	3 <sup>rd</sup>	Operation of 1 X 4 Demultiplexer
	4 <sup>th</sup>	Working of Binary-Decimal Encoder
	5 <sup>th</sup>	Working of 3 X 8 Decoder.
	1 <sup>st</sup>	Working of Two bit magnitude comparator.
	2 <sup>nd</sup>	Give the idea of Sequential logic circuits.
	3 <sup>rd</sup>	State the necessity of clock and give the concept of level clocking and edge
	3	triggering,
	4 <sup>th</sup>	Clocked SR flip flop with preset and clear inputs.
	5 <sup>th</sup>	Construct level clocked JK flip flop using S-R flip-flop and explain with truth
		table
7 <sup>тн</sup>	1 <sup>st</sup>	Concept of race around condition and study of master slave JK flip flop.
	2 <sup>nd</sup>	Give the truth table of edge triggered D flip flop and draw it's symbol.
	3 <sup>rd</sup>	Give the truth table of edge triggered T flip flop and draw it's symbol.
	4 <sup>th</sup>	Applications of flip flops.
	5 <sup>th</sup>	Define modulus of a counter

5.
5.
each block.
each block.
tion with
rammable
allillable

Prepared By
Tilu Behera
Lecturer in Electronics
GP Sonepur

Head of the Department
Electrical Engineering
GP Sonepur

Academic Coordinator
GP Sonepur